



US009122625B1

(12) **United States Patent**
Lu et al.

(10) **Patent No.:** **US 9,122,625 B1**
(45) **Date of Patent:** **Sep. 1, 2015**

(54) **ERROR CORRECTING CODE ENCODER
SUPPORTING MULTIPLE CODE RATES AND
THROUGHPUT SPEEDS FOR DATA
STORAGE SYSTEMS**

6,639,411 B1 10/2003 Thomsen
6,831,807 B2 12/2004 Koso et al.
6,856,556 B1 2/2005 Hajeck
6,861,854 B1 3/2005 Guo et al.
6,870,377 B2 3/2005 Thomsen
6,895,547 B2 5/2005 Eleftheriou et al.
6,975,477 B1 12/2005 Hu et al.

(71) Applicant: **Western Digital Technologies, Inc.,**
Irvine, CA (US)

(Continued)

(72) Inventors: **Guangming Lu**, Irvine, CA (US);
Leader Ho, Irvine, CA (US)

FOREIGN PATENT DOCUMENTS

(73) Assignee: **Western Digital Technologies, Inc.,**
Irvine, CA (US)

UA 20940 2/2007
UA 20943 2/2007

(Continued)

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 93 days.

OTHER PUBLICATIONS

(21) Appl. No.: **13/718,289**

Li, Z., et al., "Efficient Encoding of Quasi-Cyclic Low-Density Parity-Check Codes", Communications, IEEE Transactions: vol. 54, No. 1, pp. 71-81 (Jan. 2006).*

(22) Filed: **Dec. 18, 2012**

Bernhard M.J. Leiner, "LDPC Codes—a brief Tutorial", Stud. ID: 53418L, Apr. 8, 2005, pp. 1-9.

(51) **Int. Cl.**
G06F 11/10 (2006.01)

U.S. Appl. No. 13/918,400, filed Jun. 14, 2013, 41 pages.
U.S. Appl. No. 13/742,243, filed Jan. 15, 2013, 28 pages.

(Continued)

(52) **U.S. Cl.**
CPC **G06F 11/1048** (2013.01)

Primary Examiner — Albert Decady

Assistant Examiner — Kyle Vallecillo

(58) **Field of Classification Search**
CPC G06F 11/1048
USPC 714/773, 752, 758, E11.032
See application file for complete search history.

(74) *Attorney, Agent, or Firm* — McDermott Will & Emery LLP

(57) **ABSTRACT**

(56) **References Cited**


U.S. PATENT DOCUMENTS

2,728,222 A 12/1955 Becker et al.
4,760,358 A 7/1988 Inoue
5,118,982 A 6/1992 Inoue et al.
5,262,643 A 11/1993 Hammond et al.
5,301,558 A 4/1994 Livingston et al.
RE37,030 E 1/2001 Lloyd et al.
6,249,890 B1 6/2001 Ukani et al.
6,510,752 B1 1/2003 Sacks et al.
6,556,028 B1 4/2003 Umanskiy et al.
6,556,933 B1 4/2003 Sacks et al.

Embodiments of ECC encoders supporting multiple code rates and throughput speeds for data storage systems are disclosed. In one embodiment, an encoder can provide for flexible and scalable encoding, particularly when quasi-cyclic low-density parity-check code (QC-LDPC) encoding is used. The encoder can be scaled in size based on, for example, the desired encoding throughput and/or computational cycle duration. The encoder can thus be used to support multiple code rates and throughput speeds. Accordingly, encoding speed and efficiency and system performance is improved.

27 Claims, 9 Drawing Sheets

700



(56)

References Cited**U.S. PATENT DOCUMENTS**

6,977,793	B2	12/2005	White et al.	8,503,237	B1	8/2013	Horn
7,009,804	B2	3/2006	Sharma et al.	8,521,972	B1	8/2013	Boyle et al.
7,062,698	B2	6/2006	Yang	8,549,236	B2	10/2013	Diggs et al.
7,072,134	B1	7/2006	Hirano et al.	8,583,835	B1	11/2013	Kan
7,072,417	B1	7/2006	Burd et al.	8,601,311	B2	12/2013	Horn
7,075,748	B2	7/2006	White et al.	8,601,313	B1	12/2013	Horn
7,079,338	B1	7/2006	Semba et al.	8,612,669	B1	12/2013	Syu et al.
7,079,339	B1	7/2006	Semba et al.	8,612,804	B1	12/2013	Kang et al.
7,106,552	B2	9/2006	Hirano et al.	8,615,681	B2	12/2013	Horn
7,124,654	B1	10/2006	Davies et al.	8,638,602	B1	1/2014	Horn
7,126,857	B2	10/2006	Hajack	8,639,872	B1	1/2014	Boyle et al.
7,184,230	B1	2/2007	Chue et al.	8,683,113	B2	3/2014	Abasto et al.
7,336,434	B2	2/2008	Lille et al.	8,700,834	B2	4/2014	Horn et al.
7,346,832	B2	3/2008	Richardson et al.	8,700,950	B1	4/2014	Syu
7,395,490	B2	7/2008	Richardson et al.	8,700,951	B1	4/2014	Call et al.
7,423,837	B2	9/2008	Hutsell	8,706,985	B1	4/2014	Boyle et al.
7,430,136	B2	9/2008	Merry, Jr. et al.	8,707,104	B1	4/2014	Jean
7,447,807	B1	11/2008	Merry et al.	2003/0037298	A1	2/2003	Eleftheriou et al.
7,500,172	B2	3/2009	Shen et al.	2003/0065992	A1	4/2003	Yang
7,502,256	B2	3/2009	Merry, Jr. et al.	2003/0076121	A1	4/2003	Guo et al.
7,509,441	B1	3/2009	Merry et al.	2003/0123563	A1	7/2003	Lu
7,577,892	B1	8/2009	He	2004/0098659	A1	5/2004	Bjerke et al.
7,596,643	B2	9/2009	Merry, Jr. et al.	2005/0204253	A1	9/2005	Sukhobok et al.
7,653,778	B2	1/2010	Merry, Jr. et al.	2005/0216821	A1	9/2005	Harada
7,657,816	B2	2/2010	Cohen et al.	2005/0246617	A1	11/2005	Kyung et al.
7,685,337	B2	3/2010	Merry, Jr. et al.	2006/0036925	A1	2/2006	Kyung et al.
7,685,338	B2	3/2010	Merry, Jr. et al.	2006/0036933	A1	2/2006	Blankenship et al.
7,685,374	B2	3/2010	Diggs et al.	2006/0171062	A1	8/2006	Hirano et al.
7,733,712	B1	6/2010	Walston et al.	2008/0028274	A1*	1/2008	Lin 714/752
7,765,373	B1	7/2010	Merry et al.	2008/0126908	A1*	5/2008	Lin 714/758
7,768,276	B2	8/2010	Yao	2008/0165444	A1	7/2008	Zafer
7,783,950	B2	8/2010	Esumi et al.	2008/0172592	A1	7/2008	Wehn et al.
7,814,393	B2	10/2010	Kyung et al.	2008/0301521	A1	12/2008	Gunnam et al.
7,898,855	B2	3/2011	Merry, Jr. et al.	2009/0113256	A1	4/2009	Radosavljevic et al.
7,912,991	B1	3/2011	Merry et al.	2009/0249159	A1	10/2009	Lee et al.
7,913,149	B2	3/2011	Gribok et al.	2009/0249160	A1	10/2009	Gao et al.
7,936,603	B2	5/2011	Merry, Jr. et al.	2009/0303839	A1	12/2009	Narayanan et al.
7,962,792	B2	6/2011	Diggs et al.	2010/0037121	A1	2/2010	Jin et al.
8,010,869	B2	8/2011	Wehn et al.	2010/0037674	A1	2/2010	Yashchuk et al.
8,037,388	B2	10/2011	Heinrich et al.	2010/0100788	A1	4/2010	Yang et al.
8,078,918	B2	12/2011	Diggs et al.	2010/0107030	A1	4/2010	Graef
8,090,899	B1	1/2012	Syu	2010/0131819	A1	5/2010	Graef
8,095,851	B2	1/2012	Diggs et al.	2010/0169735	A1	7/2010	Biscondi et al.
8,108,692	B1	1/2012	Merry et al.	2010/0174849	A1	7/2010	Walston et al.
8,122,185	B2	2/2012	Merry, Jr. et al.	2010/0250793	A1	9/2010	Syu
8,127,048	B1	2/2012	Merry et al.	2010/0275088	A1	10/2010	Graef
8,135,903	B1	3/2012	Kan	2010/0318872	A1	12/2010	Wang
8,151,020	B2	4/2012	Merry, Jr. et al.	2011/0099323	A1	4/2011	Syu
8,161,227	B1	4/2012	Diggs et al.	2011/0126078	A1	5/2011	Ueng et al.
8,161,345	B2	4/2012	Graef	2011/0179333	A1	7/2011	Wesel et al.
8,166,245	B2	4/2012	Diggs et al.	2011/0246862	A1	10/2011	Graef
8,171,367	B2	5/2012	Gao et al.	2011/0252286	A1	10/2011	Li et al.
8,243,525	B1	8/2012	Kan	2011/0252294	A1	10/2011	Ng et al.
8,254,172	B1	8/2012	Kan	2011/0283049	A1	11/2011	Kang et al.
8,261,012	B2	9/2012	Kan	2012/0079341	A1	3/2012	Wajcer et al.
8,296,625	B2	10/2012	Diggs et al.	2012/0260020	A1	10/2012	Suryabudi et al.
8,312,207	B2	11/2012	Merry, Jr. et al.	2012/0278531	A1	11/2012	Horn
8,316,176	B1	11/2012	Phan et al.	2012/0284460	A1	11/2012	Guda
8,322,235	B1	12/2012	Keopuang et al.	2012/0297267	A1	11/2012	Chinnici et al.
8,335,049	B1	12/2012	Liu et al.	2012/0324191	A1	12/2012	Strange et al.
8,341,339	B1	12/2012	Boyle et al.	2013/0031447	A1	1/2013	Sharon et al.
8,347,195	B1	1/2013	Varnica et al.	2013/0132638	A1	5/2013	Horn et al.
8,375,151	B1	2/2013	Kan	2013/0145106	A1	6/2013	Kan
8,392,635	B2	3/2013	Booth et al.	2013/0290793	A1	10/2013	Booth et al.
8,397,107	B1	3/2013	Syu et al.	2014/0059405	A1	2/2014	Syu et al.
8,407,449	B1	3/2013	Colon et al.	2014/0115427	A1	4/2014	Lu
8,423,722	B1	4/2013	Deforest et al.				
8,433,858	B1	4/2013	Diggs et al.				
8,443,167	B1	5/2013	Fallone et al.				
8,447,920	B1	5/2013	Syu				
8,458,435	B1	6/2013	Rainey, III et al.				
8,478,930	B1	7/2013	Syu				
8,489,854	B1	7/2013	Colon et al.				
8,495,479	B1	7/2013	Varnica et al.				

FOREIGN PATENT DOCUMENTS

WO WO2009128546 10/2009
 WO 2011127287 A1 10/2011

OTHER PUBLICATIONS

U.S. Appl. No. 13/742,248, filed Jan. 15, 2013, 32 pages.
 U.S. Appl. No. 13/417,057, filed Mar. 9, 2012, 30 pages.

* cited by examiner




FIGURE 1A




FIGURE 1B




FIGURE 2




FIGURE 3




FIGURE 4

500






FIGURE 5A




FIGURE 5B

600





FIGURE 6

**FIGURE 7**

1

ERROR CORRECTING CODE ENCODER SUPPORTING MULTIPLE CODE RATES AND THROUGHPUT SPEEDS FOR DATA STORAGE SYSTEMS

BACKGROUND

1. Technical Field

This disclosure relates to data storage systems for computer systems. More particularly, the disclosure relates to ECC encoder supporting multiple code rates and throughput speeds.

2. Description of the Related Art

Non-volatile memory arrays often have limited endurance. The endurance of the memory array is typically contingent on usage pattern and wear. In addition, the endurance depends on a type of the non-volatile memory array used. For example, memory arrays with multi-level cell (MLC) NAND media typically have a lower endurance than memory arrays with single-level cell (SLC) NAND media. To protect user data stored to memory arrays from corruption, which may be caused by a diminished endurance, parity data can be generated and stored along with user data to facilitate error detection and/or correction. Generation of parity data can time consuming and resource intensive. Accordingly, it is desirable to provide more efficient mechanisms for generating parity data.

BRIEF DESCRIPTION OF THE DRAWINGS

Systems and methods that embody the various features of the invention will now be described with reference to the following drawings, in which:

FIG. 1A illustrates a combination of a host system and a data storage system that implements ECC encoder supporting multiple code rates and throughput speeds according to one embodiment of the invention.

FIG. 1B illustrates a combination of a host system and a data storage system that implements ECC encoder supporting multiple code rates and throughput speeds according to another embodiment of the invention.

FIG. 2 illustrates encoding performed by ECC encoder supporting multiple code rates and throughput speeds according to one embodiment of the invention.

FIG. 3 illustrates a block diagram of a portion of ECC encoder supporting multiple code rates and throughput speeds according to one embodiment of the invention.

FIG. 4 illustrates a block diagram of a portion of ECC encoder supporting multiple code rates and throughput speeds according to another embodiment of the invention.

FIG. 5A illustrates a data path of ECC encoder supporting multiple code rates and throughput speeds according to one embodiment of the invention.

FIG. 5B illustrates an encoder module of ECC encoder supporting multiple code rates and throughput speeds according to one embodiment of the invention.

FIG. 6 illustrates a data path of ECC encoder supporting multiple code rates and throughput speeds according to another embodiment of the invention.

FIG. 7 is a flow diagram illustrating a process of storing data according to one embodiment of the invention.

DETAILED DESCRIPTION

While certain embodiments are described, these embodiments are presented by way of example only, and are not intended to limit the scope of protection. Indeed, the novel

2

methods and systems described herein may be embodied in a variety of other forms. Furthermore, various omissions, substitutions, and changes in the form of the methods and systems described herein may be made without departing from the scope of protection.

Overview

Data storage systems, such as solid state drives, typically include one or more controllers coupled with one or more non-volatile memory arrays. Depending on the type of non-volatile memory array used, stored data may be subject to corruption as a result of, for example, read/write disturbs, loss of data retention, and/or loss of endurance. Data storage systems can utilize one or more error correction or error coding mechanisms to detect and/or correct errors in the stored data. One such mechanism can determine parity data when writing user data. Parity data can be stored, for example, in a memory array. When stored user data is retrieved, parity data can be utilized to determine the integrity of the retrieved user data. If one or more errors are detected in the retrieved user data, such errors may be corrected.

Generation of parity data can involve considerable system overhead, such as processing time overhead, system resources overhead, and/or system components overhead (e.g., necessity to use additional hardware, firmware, etc.). Furthermore, storing parity data (e.g., in a memory array) can reduce memory space available for storage of user data. Accordingly, it can be advantageous for a data storage system to support different error code rates, code lengths, and/or different coding throughput speeds. For example, a data storage system can encode stored data using a higher coding rate, so that less parity data is generated and stored, when non-volatile memory is early in the lifecycle and thus has sufficient retention and/or endurance. As non-volatile memory wears out over time, the data storage system can switch to lower coding rates such that more parity data is generated to protect user data from errors. However, supporting multiple code rates, lengths, and/or throughput speeds can require adding and/or duplicating system components (hardware, firmware, etc.).

Embodiments of the present invention are directed to an ECC encoder supporting multiple code rates and throughput speeds. In one embodiment, the ECC encoder can support multiple error code rates and/or error code lengths by using nominal or no redundancy of system components. For example, the ECC encoder can be configured so that the existing encoding components can be used and/or reused for supporting various code rates and/or lengths. The ECC encoder can further support multiple error coding throughput speeds by, for example, utilizing parallel computation techniques. In other words, the architecture of the ECC encoder can be scalable and/or flexible. Accordingly, encoding efficiency and, consequently, data storage system performance can be increased without a substantial increase in the number and/or size of system components data encoding.

System Overview

FIG. 1A illustrates a combination **100A** of a host system and a data storage system that implements an ECC encoder supporting multiple code rates and throughput speeds according to one embodiment of the invention. As is shown, the data storage system **120A** (e.g., a solid-state drive) includes a controller **130** and a non-volatile memory array **150**. The non-volatile memory array **150** may comprise non-volatile memory, such as flash integrated circuits, Chalcogenide RAM (C-RAM), Phase Change Memory (PC-RAM or PRAM), Programmable Metallization Cell RAM (PMC-RAM or PMCm), Ovonic Unified Memory (OUM), Resistance RAM (RRAM), NAND memory (e.g., single-level cell

3

(SLC) memory, multi-level cell (MLC) memory, or any combination thereof), NOR memory, EEPROM, Ferroelectric Memory (FeRAM), Magnetoresistive RAM (MRAM), other discrete NVM (non-volatile memory) chips, or any combination thereof. The data storage system 120A can further comprise other types of storage.

The controller 130 can be configured to receive data and/or storage access commands from a storage interface module 112 (e.g., a device driver) of a host system 110. Storage access commands communicated by the storage interface 112 can include write data and read data commands issued by the host system 110. Read and write commands can specify a logical address (e.g., logical block addresses or LBAs) used to access the data storage system 120A. The controller 130 can execute the received commands in the non-volatile memory array 150.

Data storage system 120A can store data communicated by the host system 110. In other words, the data storage system 120A can act as memory storage for the host system 110. To facilitate this function, the controller 130 can implement a logical interface. The logical interface can present to the host system 110 data storage system's memory as a set of logical addresses (e.g., contiguous address) where user data can be stored. Internally, the controller 130 can map logical addresses to various physical locations or addresses in the non-volatile memory array 150 and/or other storage modules. The controller 130 includes a data storage and error correction module 132 configured to store data in and retrieve data from the non-volatile memory array 150, determine integrity of data retrieved from the non-volatile memory array, perform, if necessary, error correction of retrieved data, and perform transfer of data between the data storage system 120A and the host system 110.

FIG. 1B illustrates a combination 100B of a host system and a data storage system that ECC encoder supporting multiple code rates and throughput speeds according to another embodiment of the invention. As is illustrated, data storage system 120B (e.g., hybrid disk drive) includes a controller 130, a non-volatile memory array 150, and magnetic storage 160, which comprises magnetic media 164. These and other components of the combination 100B are described above.

Overview of Low-Density Parity-Check (LDPC) Coding

In one embodiment, an ECC encoder can utilize low-density parity-check (LDPC) linear block codes for generation of data. LDPC codes can be generated using a generator matrix $G_{K \times N}$, where $K=N-M$ corresponds to the number of information units or bits per codeword, which correspond to user data. Accordingly, $M=N-k$ corresponds to the number parity bits. The LDPC encoder generates a codeword $u=(u_0, u_1, \dots, u_{N-1})$ from a user data vector $v=(v_0, v_1, \dots, v_{k-1})$ via following matrix multiplication:

$$v=uxG \quad (1)$$

A generator matrix of an LDPC coder can be referred to as matrix producing systematic codes if the encoded codewords include the original user data bits followed by $N-K$ parity check bits. Such generator matrix can be represented as:

$$G_{K \times N} = [I_{K \times K} | Q_{K \times (N-K)}] \quad (2)$$

For LDPC codes, Q submatrix of the generator matrix G is generally a high density matrix, and I submatrix is a $k \times k$ identity matrix. In one embodiment, the generator matrix G used for Quasi-Cyclic LDPC (QC-LDPC) encoding can have the following form:

4

$$G_{QC} = \begin{bmatrix} I & 0 & \dots & 0 & G_{1,1} & G_{1,2} & \dots & G_{1,m} \\ 0 & I & \dots & 0 & G_{2,1} & G_{2,2} & \dots & G_{2,m} \\ \vdots & \vdots & \ddots & \vdots & \vdots & \vdots & \ddots & \vdots \\ 0 & 0 & \dots & I & G_{n-m,1} & G_{n-m,2} & \dots & G_{n-m,m} \end{bmatrix} = [I_{(n-m)p} | Q] \quad (3)$$

where I is a $p \times p$ identity matrix, 0 is a $p \times p$ zero matrix, $G_{i,j}$ for $1 \leq i \leq n-m$ and $1 \leq j \leq m$ is a $p \times p$ circulant, and $n=N/p$ and $m=M/p$. In $p \times p$ circulant matrix $G_{i,j}$ row number y is rotated to the right by one as compared to row number $y-1$. In one embodiment, code rate for QC-LDPC encoding can be defined as:

$$R = 1 - \frac{M}{N} = 1 - \frac{m}{n} \quad (4)$$

In one embodiment, when systematic LDPC codes are used, multiplication by a systematic portion of the generator matrix G_{QC} (e.g., $I_{(n-m)p}$) may be dispensed with. In one embodiment, non-systematic portion Q of the generator matrix is not a low-density matrix. Still, matrix Q may be follow QC format (e.g., be circulant). Further, user data bits can be divided into k (or $n-m$) segments:

$$u = \{s_1, s_2, s_3, \dots, s_{n-m}\} \quad (5)$$

where s_j is a j th subsegment of user data of size P (e.g., P bits). In one embodiment, $g_{i,j}$ can correspond to the first row of $G_{i,j}$ matrix and $h_{i,j}$ can correspond to the first column of $G_{i,j}$ matrix. In addition, $g_{i,j}^{(f)}$ can correspond to $g_{i,j}$ right-shifted by f and $h_{i,j}^{(f)}$ can correspond to $h_{i,j}$ right-shifted by f . j th segment of parity data with size of P bits can be represented as:

$$Q_j = s_1 G_{1,j} + s_2 G_{2,j} + \dots + s_{n-m} G_{n-m,j} \quad (6)$$

FIG. 2 illustrates encoding 200 performed by an ECC encoder supporting multiple code rates and throughput speeds according to one embodiment of the invention. In one embodiment, matrix multiplication is performed by the controller 130 and/or data storage and error correction module 132. Row 210 represents a segment of user data having length k . This segment comprises subsegments 212, 214, ..., 216 having length P , where P is an integer (e.g., 128, 256, 512, 1024, etc.). Matrix 220 represents generator matrix G . In one embodiment, matrix 220 can correspond to matrix Q of equation (3). Matrix 220 can be divided into a plurality of submatrices 228, which can be, for example, of size $P \times P$. The number of submatrices 228 along the column dimension 230 of matrix 220 can be, for example, $n-k$, $(n-k)/P$, and so on. The number of submatrices 228 along the row dimension 232 of matrix 220 can be, for example, k , k/P , and so on. In one embodiment, there are m submatrices 228 along the column dimension 230 of matrix 220.

In one embodiment, encoding 200 can include the following operations. User data 210 subsegment 212 can be multiplied by submatrices 228 in row 222 in order to determine:

$$Q_j = s_1 G_{1,j} \text{ for } j = \{0, m-1\} \quad (7a)$$

User data 210 subsegment 214 can be multiplied by submatrices 228 in row 224 in order to determine:

$$Q_j = Q_j + s_2 G_{2,j} \text{ for } j = \{0, m-1\} \quad (7b)$$

These multiplication operations can be continued and Q_j of equation (6) can be determined as follows:

$$Q_j = Q_j + s_{n-m} G_{n-m,j} \text{ for } j = \{0, m-1\} \quad (7c)$$

5

Finally, user data **210** subsegment **216** can be multiplied by submatrices **228** in row **226** in order to determine the final value of Q_j . The result can be saved in a row vector **230**.
ECC Encoder Supporting Multiple Code Rates and Throughput Speeds

FIG. 3 illustrates a block diagram of a portion of ECC encoder **300** supporting multiple code rates and throughput speeds according to one embodiment of the invention. In one embodiment, the encoder **300** can perform the multiplication $s_i \times G_{i,j}$ of equation (6). Register **310** can be configured to store a subsegment of user data (e.g., of size p). Register **320** can be configured to store a row of a submatrix **228** (e.g., of size $1 \times p$) of the matrix G . In one embodiment, such as for example when encoder **300** is configured to perform QC-LDPC encoding, matrix G can be a circulant matrix and the submatrix can also be circulant. Accordingly, shifting or rotating (e.g., to the left or the right) the content of register **320** can produce a next row of the submatrix. As a result, only one row of the submatrix can be stored in the register **320** for performing the multiplication $s_i \times G_{i,j}$ of equation (6). Logic gates **330** and **340** can be configured to perform the multiplication operations. In one embodiment, AND and XOR gates can be utilized. In other embodiments, any other suitable combinations of logic gates can be used, such as NAND, OR, NOR, etc. Register **350** can be configured to store the result of the multiplication.

In one embodiment, the encoder **300** can determine $s_i \times G_{i,j}$ as follows. A row $g_{i,j}$ of the submatrix is loaded into the register **320** and next user subsegment (e.g., of size p bits) is loaded in the register **310**. Every computational cycle one bit s_i of register **310** is feed to as input into the logic gates **330**. This can be accomplished by right shifting the register **310**. The result of the multiplication by s_i is computed and stored in the register **350**, which can indicate a completion of a computational cycle. In one embodiment, a computational cycle can correspond to a system clock cycle. At the start of the next computational cycle, the contents of the register **320** can be right-rotated by one, which results in loading the next row of the submatrix. Then, the next bit s_i from register **310** is feed as input to the logic gates **330**, and the foregoing process is repeated. In one embodiment, the contents of the register **320** are right-rotated by one every computational cycle. It can take a total of P computational cycles to perform the operation $s_i \times G_{i,j}$. At the completion of P cycles, the encoder **300** can compute $s_i \times G_{i+1,j}$ by loading a row $g_{i+1,j}$ of the next submatrix into the register **320**. As is illustrated in FIG. 3, the encoder **300** comprises three registers having size P , P logic gates **330** (e.g., AND gates), and P logic gates **340** (e.g., XOR). The encoder **300** can be referred to as shift-register-adder-accumulator (SRAA).

In one embodiment, any number of encoders **300** can be utilized in order to improve throughput associated with the computation of parity data. In one embodiment, an LDPC encoder comprising, for example, an encoding module having five encoders **300** configured to compute parity data associated with user data in parallel may still provide throughput below a target throughput. For instance, the throughput in one embodiment can be about 100 MBytes/s when clock frequency of about 800 MHz is used. Many encoding modules may be needed to achieve higher throughput. For example, 80 or more encoding modules may be needed to achieve the throughput of about 8 GBytes/s or higher, with each encoding module having five encoders **300**. In such configuration, the overall logic may comprise multiple million(s) of logic gates and use a large amount of buffer memory.

FIG. 4 illustrates a block diagram of a portion of ECC encoder **400** supporting multiple code rates and throughput speeds according to another embodiment of the invention. In

6

one embodiment, the encoder **400** can perform the multiplication $s_i \times G_{i,j}$ of equation (6). Register **410** can be configured to store a subsegment of user data (e.g., of size p). Register **420** can be configured to store a row of a submatrix **228** (e.g., of size $1 \times p$) of the matrix G . In one embodiment, such as for example when encoder **400** is configured to perform QC-LDPC encoding, matrix G can be a circulant matrix and the submatrix can also be circulant. Accordingly, shifting or rotating (e.g., to the left or the right) the content of register **420** can produce a next row of the submatrix. As a result, only one row of the submatrix can be stored in the register **420** for performing the multiplication $s_i \times G_{i,j}$ of equation (6). Logic gates **430** and **440** can be configured to perform the multiplication operations. In one embodiment, AND and XOR gates can be utilized. In other embodiments, any other suitable combinations of logic gates can be used, such as NAND, OR, NOR, etc. Register **450** can be configured to store the result of the multiplication.

In one embodiment, the encoder **400** is configured to perform in parallel and/or substantially in parallel multiplication of X bits of user data stored in the register **410**. X can be an integer value, such as 2, 8, 16, 32, 64, and so on, and X corresponds to the internal parallelism of the encoder **400**. In some embodiments, the internal parallelism can be scaled up and/or down depending on the desired tradeoff between throughput of the encoder and size of logic associated with the encoder.

In one embodiment, the encoder **400** configured can determine $s_i \times G_{i,j}$ as follows. The encoder **400** can be configured with $X=32$. A row $g_{i,j}$ of the submatrix is loaded into the register **420** and next user subsegment (e.g., of size p bits) is loaded in the register **410**. Every computational cycle X bits (e.g., 32 bits or 4 bytes) of user data $s_{i,X}$ stored in register **410** are feed as input to the logic gates **430**. This can be accomplished by right shifting the register **410** by X . The result of the multiplication by $s_{i,X}$ is computed and stored in the register **450**, which can indicate a completion of a computational cycle. At the start of the next computational cycle, the contents of the register **420** can be right-rotated by X (e.g., 32 bits or 4 bytes). Then, the next X bits $s_{i+1,X}$ stored in register **410** is feed to as input into the logic gates **430**, and the foregoing process is repeated. In one embodiment, the contents of the register **420** are right-rotated by X every computational cycle. In one embodiment, there are $X-1$ virtual copies of the register **420** having corresponding matrix data corresponding to right-rotated data by 1, 2, ..., $X-1$. It can take a total of P/X (e.g., $P/32$) computational cycles to perform the operation $s_i \times G_{i,j}$. At the completion of P/X cycles, the encoder **400** can compute the $s_i \times G_{i+1,j}$ by loading a row $g_{i+1,j}$ of the next submatrix into the register **420**. As is illustrated in FIG. 4, the encoder **400** comprises three registers having size P , $X \times P$ logic gates **430** (e.g., AND gates) having X inputs, and P logic gates **440** (e.g., XOR) having $X+1$ inputs.

FIG. 5A illustrates a data path of ECC encoder **500** supporting multiple code rates and throughput speeds according to one embodiment of the invention. The encoder **500** comprises a plurality of encoder modules **520** configured to compute in parallel and/or substantially in parallel parity data associated with a plurality of user data units **510**, each unit comprising subsegments of user data. In one embodiment, the encoder **400** illustrated in FIG. 4 can be used as the encoder modules **520**. In one embodiment, the throughput of the encoder **500** can be determined according to $X \times$ frequency of the system clock. For example, when $X=32$ and frequency of the clock is about 800 MHz, the throughput of the encoder **500** is about 3200 MBytes/s (or about 3.2 GBytes/s).

In one embodiment, a number of encoder modules **520** can be selected in accordance with a desired throughput. For example, the number of encoder modules can be 1, 2, 3, 4, and so on. In one embodiment, the upper limit on the number of encoder modules can be selected as a number of submatrices in the generator matrix. In such embodiment, parity data can be determined in parallel or substantially in parallel using all submatrices. In one embodiment, coding rate of the encoder **500** can be selected based on the combination of the number of submatrices and the value of P. In another embodiment, coding rate of the encoder **500** can be selected based on the combination of the values of X and P.

FIG. **5B** illustrates an encoder module **520** of the ECC encoder **500** supporting multiple code rates and throughput speeds according to one embodiment of the invention. As is illustrated, the encoder module **520** accepts and operates on one or more subunits of user data **530**. The encoder module **520** can be partitioned into a plurality of encoding blocks **540**. The partitioning is depicted by lines **542**. One or more encoding blocks **540** can be configured to compute parity data associated with one or more subunits of user data. In one embodiment, one or more encoding block **540** can be configured with desired X and/or P. For example, the encoder module **520** can be configured as: one encoding block **540** with X=32 and P=1024, one encoding block **540** with X=32 and P=512 and one encoding block **540** with X=32 and P=256, two encoding blocks **540** with X=32 and P=256, four encoding blocks **540** with X=32 and P=256, two encoding blocks **540** with X=32 and P=512, and so on. In one embodiment, configuring the encoder module blocks **540** with X=32 and P=1024 can result in a throughput of about 3.2 GBytes/s. In one embodiment, configuring the encoder module **520** as one encoding block **540** with X=32 and P=512 and one encoding block **540** with X=32 and P=256 can provide throughput of about 6.4 GBytes/s.

FIG. **6** illustrates a data path of ECC encoder **600** supporting multiple code rates and throughput speeds according to another embodiment of the invention. As is illustrated, the encoder **600** comprises five encoder modules **620** operating on user data **610**. In one embodiment, the encoder modules **620** can be configured with X=32. Such configuration can be used to determine parity data using $\frac{4}{5} \times P$ parity submatrix. The number of computational cycles for determining parity data can be proportional to the size (e.g., length) of the user data. In another embodiment, one or more encoder modules **620** can be configured with any suitable value(s) of X. In one embodiment, configuring the encoder module **620** with one encoding block having X=32 and P=1024 may cause the encoder module to wait until the encoding operations are completed for a current subunit of user data before encoding next subunit of user data.

In one embodiment, each encoder module **620** includes three registers having size P, $X \times P$ logic gates (e.g., logic gates **430**) having X inputs, and P logic gates (e.g., logic gates **440**) having X+1 inputs. Accordingly, the encoder **600** includes 15 register groups having size P, $5 \times X \times P$ logic gates having X inputs, and $5 \times P$ logic gates having X+1 inputs. For example, for X=32 the encoder **600** includes 15 register groups having size P, $160 \times P$ logic gates having 32 inputs, and P logic gates having 33 inputs. In one embodiment, a double buffer may be used for registers **410**, **420**, and/or **450** of FIG. **4** to provide a sustained throughput, such as to provide output and queue input simultaneously or nearly simultaneously. In one embodiment, routing complexity associated with the logic of the encoder module **620** may increase with increase in X.

FIG. **7** is a flow diagram illustrating a process **700** of storing data according to one embodiment of the invention.

The process **700** can be executed by the controller **130** and/or the data storage and error correction module **132**. The process **700** starts in block **702** where it selects size of a subset or subsegment of user data to be stored. The selection can be performed based in part on a size (e.g., P) of the submatrices of the generator matrix. For example, as explained above, user data subsegments of size P can be selected. In block **704**, the process **700** generates in parallel or substantially in parallel subsets of parity data corresponding to the subsegments of user data. As is explained above, parity data can be generated by multiplying subsegments of user data by the plurality of submatrices of the generator matrix. Further, parity data corresponding to a given subsegment of user data can be generated in parallel or substantially in parallel. For example, multiplications of the subsegment or part of the subsegment by at least some submatrices of the generator matrix can be performed in parallel or substantially in parallel. Accordingly, parity data can be generated in parallel or substantially in parallel across the subsegments of the user data as well for data bits of a given subsegment. In block **706**, the process **700** stores the user data along with generated parity data in data storage system memory. For example, the process **700** can store the user data and parity data in the non-volatile memory array **150**.

CONCLUSION

Utilizing ECC encoder supporting multiple code rates and throughput speeds as is disclosed herein can provide for flexible and scalable encoding of user data, particularly when QC-LDPC encoding is used. The encoder can be scaled in size based on, for example, the desired encoding throughput and/or computational cycle duration. The encoder architecture can thus be used to support multiple code rates and throughput speeds. Accordingly, encoding speed and efficiency and system performance is improved.

OTHER VARIATIONS

Those skilled in the art will appreciate that in some embodiments, other suitable error correction mechanisms can be used in addition to and/or in place of LDPC coding. For example, Hamming coding, Reed-Solomon coding, BCH coding, and the like can be used. Further, user data can encompass data provided by a host system, data generated internally by a data storage system, etc., and/or a combination thereof. Also, any suitable unit or grouping of data, such as octet, nibble, word, byte, etc., can be used in addition to or in place of a bit of user data. Moreover, when code shortening techniques are utilized, encoding may be partially or fully skipped. The actual steps taken in the disclosed processes, such as the processes illustrated in FIG. **7**, may differ from those shown in the figure. Additional system components can be utilized, and disclosed system components can be combined or omitted. Depending on the embodiment, certain of the steps described above may be removed, others may be added. Accordingly, the scope of the present disclosure is intended to be defined only by reference to the appended claims.

While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the protection. Indeed, the novel methods and systems described herein may be embodied in a variety of other forms. Furthermore, various omissions, substitutions and changes in the form of the methods and systems described herein may be made without departing from the spirit of the protection. The accompanying

claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the protection. For example, the systems and methods disclosed herein can be applied to hard disk drives, hybrid hard drives, and the like. In addition, other forms of storage (e.g., DRAM or SRAM, battery backed-up volatile DRAM or SRAM devices, EPROM, EEPROM memory, etc.) may additionally or alternatively be used. As another example, the various components illustrated in the figures may be implemented as software and/or firmware on a processor, ASIC/FPGA, or dedicated hardware. Also, the features and attributes of the specific embodiments disclosed above may be combined in different ways to form additional embodiments, all of which fall within the scope of the present disclosure. Although the present disclosure provides certain preferred embodiments and applications, other embodiments that are apparent to those of ordinary skill in the art, including embodiments which do not provide all of the features and advantages set forth herein, are also within the scope of this disclosure. Accordingly, the scope of the present disclosure is intended to be defined only by reference to the appended claims.

What is claimed is:

1. A data storage system, comprising:
 - a non-volatile memory array; and
 - a controller configured to generate parity data associated with user data, the user data and parity data configured to be stored in the non-volatile memory array, the controller comprising:
 - a plurality of shift-register-adder-accumulator (SRAA) modules, each SRAA module configured to generate a subset of the parity data associated with a subset of the user data by multiplying the subset of the user data with at least a portion of a generator matrix, wherein at least one SRAA module of the plurality of SRAA modules is configured to generate a plurality of partial subsets of the subset of the parity data in parallel, a number of the partial subsets being selectable, and
 - wherein selecting the number of the partial subsets causes the at least one SRAA module to be reconfigured for generating the selected number of the partial subsets in parallel, the selected number of generated partial subsets comprising a first partial subset having a first size and a second partial subset having a second size different from the first size, whereby selecting 1) the number of partial subsets of the subset of the parity data and 2) a number of SRAA modules in the plurality of SRAA modules configured to generate the subsets of the parity data in parallel affects a throughput associated with the generation of the parity data, and
 - whereby selecting at least one of the number of SRAA modules used for generating parity data and the number of partial subsets of the subset of the parity data affects a code rate associated with the generation of the parity data.
2. The data storage system of claim 1, wherein the generator matrix is a quasi-cyclic low-density parity-check code matrix.
3. The data storage system of claim 2, wherein the generator matrix comprises a plurality of circulant submatrices.
4. The data storage system of claim 3, wherein the at least one SRAA module is further configured to generate in parallel at least some parity data units in the subset of the parity data generated by the at least one SRAA module.

5. The data storage system of claim 1, wherein the subset of user data comprises a plurality of user data units and the at least one SRAA module comprises a plurality of first logic gates having as input each user data unit.

6. The data storage system of claim 5, wherein the number of first logic gates used for computing the parity data is selected based at least in part on a size of the portion of the generator matrix.

7. The data storage system of claim 6, wherein the number of first logic gates is selected based on a ratio of a size of the user data subset to an integer N, wherein N is selectable and whereby selecting N to be greater than 1 increases the throughput associated with the generation of the parity data as compared to a throughput achieved when N is selected as 1, which causes the at least one SRAA module to be configured to generate the subset of the parity data in its entirety without generating the plurality of partial subsets.

8. The data storage system of claim 7, wherein the at least one SRAA module is configured to generate the entire subset of the parity data in a number of computational cycles that corresponds at least in part to the ratio.

9. The data storage system of claim 8, wherein the computational cycle corresponds to a cycle of a clock signal associated with the at least one SRAA module.

10. The data storage system of claim 5, wherein the at least one SRAA module further comprises:

- a shift register configured to store the portion of the generator matrix and to provide input to the plurality of the first logic gates;
- a plurality of second logic gates, each second logic gate having as input an output of each first logic gate; and
- an accumulator register configured to store an output of the plurality of second logic gates and to provide input to the plurality of second logic gates.

11. The data storage system of claim 10, wherein the plurality of first logic gates comprises AND gates and the plurality of second logic gates comprises XOR gates.

12. The data storage system of claim 10, wherein the portion of the generator matrix comprises a row of a circulant submatrix.

13. The data storage system of claim 1, wherein the at least one SRAA module is further configured to generate at least two partial subsets of the subset of the parity data in parallel.

14. In a data storage system comprising a non-volatile memory array and a controller, a method of storing user data, the method comprising:

- using a data path, generating parity data associated with the user data by:
 - generating in parallel subsets of the parity data associated with subsets of the user data by multiplying each subset of the user data with at least a portion of a generator matrix,

wherein generating a subset of the parity data further comprises generating a plurality of partial subsets of the subset of the parity data in parallel, a number of the partial subsets being selectable, and

wherein selecting the number of the partial subsets causes at least a portion of the data path to be reconfigured to generate the selected number of the partial subsets in parallel, the selected number of generated partial subsets comprising a first partial subset having a first size and a second partial subset having a second size different from the first size,

whereby selecting the number of the partial subsets affects a throughput of generating the parity data, and

whereby selecting at least one of the size of a subset of the user data and the number of the subsets in the plurality of

11

partial subsets of the subset of the parity data affects a code rate associated with the generation of the parity data; and
 storing the user data and parity data in the non-volatile memory array,
 wherein the method is performed under control of the controller.

15. The method of claim 14, wherein the generator matrix is a quasi-cyclic low density parity check code matrix.

16. The method of claim 15, wherein the generator matrix comprises a plurality of circulant submatrices.

17. The method of claim 16, further comprising generating in parallel at least some parity data units in the subset of the parity data, the parity data units associated with a subset of user data.

18. The method of claim 14, wherein the subset of user data comprises a plurality of user data units and generating the parity data comprises generating the subset of the parity data using a plurality of first logic gates having as input each user data unit.

19. The method of claim 18, wherein the number of first logic gates for computing the parity data is selected based at least in part on a size of the portion of the generator matrix.

20. The method of claim 19, wherein the number of first logic gates is selected based on a ratio of a size of the user data subset to an integer N, wherein N is selectable and whereby selecting N to be greater than 1 increases the throughput of generating the parity data as compared to a throughput achieved when N is selected as 1, which causes the subset of the parity data to be generated in its entirety without generating the plurality of partial subsets.

21. The method of claim 20, wherein generating the parity data comprises generating parity data for the entire subset of the parity data in a number of computational cycles that corresponds at least in part to the ratio.

12

22. The method of claim 21, wherein the computational cycle corresponds to a cycle of a clock signal associated with generating the parity data.

23. The method of claim 18, wherein generating the subset of the parity data using the plurality of first logic gates having as input each user data unit further comprises:

storing the portion of the generator matrix in a shift register and providing the portion of the generator matrix as input to the plurality of the first logic gates;

providing an output of each first logic gate as input to each second logic gate of a plurality of second logic gates; and storing an output of the plurality of second logic gates in an accumulator register and providing the stored output as input to the plurality of second logic gates.

24. The method of claim 23, wherein the plurality of first logic gates comprises AND gates and the plurality of second logic gates comprises XOR gates.

25. The method of claim 23, wherein the portion of the generator matrix comprises a row of a circulant submatrix.

26. The method of claim 14, wherein generating in parallel subsets of the parity data is performed using a plurality of SRAA modules, and wherein at least one SRAA module is configured to generate at least two partial subsets of the parity data in parallel.

27. The data storage system of claim 6, wherein the number of first logic gates is selected based at least in part upon $(N \cdot M) \cdot P$, wherein M is the number of SRAA modules in the plurality of SRAA modules, P is the size of the user data subset, and N is a selectable integer, whereby selecting N to be greater than 1 increases the throughput associated with the generation of the parity data as compared to a throughput achieved when N is selected as 1, wherein selecting N as 1 causes the at least one SRAA module to be configured to generate the subset of the parity data in its entirety without generating the plurality of partial subsets.

* * * * *